This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

PTO/SB/21 (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

						
DEMARK TRAN	ICMITTAI		Applica	ation Number	09/982,45	59
IKAI	ISMITTAL		Filing C	Date	October 1	7, 2001
(0)		ol filion)	First Na	amed Inventor	Ralf M. S	chmitt
(to be used for all correspondence after initial filing)			Art Uni	t	2825	
MAY 1 7 2004			Examir	ner Name	Annette N	1. Thompson
Total Number of Races	s in This Submission		Attorne	ey Docket Number	SUN-P54	05
(Auto-		ENCLO	SURES (check all that apply)		
Fee Transmittal F	orm	☑ Drawin	g(s) (Rep	dacement sheets)	After A Group	Illowance Communication to
Fee Attached		Licens	ing-related	d Papers		Communication to Board of Is and Interferences
Amendment / Rep	bly	Petition	ו			Communication to Group Notice, Brief, Reply Brief)
After Final	-	Provisi	n to Conve ional Appli	ication	Proprie	etary Information
Affidavits/dec	laration(s)			ey, Revocation espondence Address	Status	Letter
	Request	⊠ Termin	al Disclair	mer		Enclosure(s) identify below):
Express Abandon	ment Request	(RCE)		ed Examination	Lin	49 citing 25 pieces of art nited Recognition Under 37 R §10.9(b)
Information Disclo	sure Statement			· · · · · · · · · · · · · · · · · · ·		
Certified Copy of Document(s)	Priority	Rema	rks			
Response to Miss Incomplete Applic	_	i				•
Response to Parts under 3 1.52 or 1.53						
	SIGNA	TURE OF	APPLICA	ANT, ATTORNEY, O	R AGENT	
Firm or Individual name	Masako Ando, Limite	ed Recognition	Under 37 (CFR §10.9(b)		
Signature	may	ka Ca	nd-			
Date	5/13/					
		CE	RTIFICA	TE OF MAILING		
I hereby certify that the Service with sufficier Alexandria, VA 22313	nt postage as first	class mail i	n an enve	elope addressed to: C	or deposited ommissioner	with the United States Postal for Patents, P.O. Box 1450,
Typed or printed nam	e Carol Diez	20	+			
Signature	Ca	webs	4		Date	5-13-04
			7		C. 1 .1	Constitution to Application to the CONTO As a

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Attorney Docket No.

FEE TRANSMIT	TAL
for FY 2004	MAY 1 7

Effective 10/01/2003. Patent fees are subject to annual revision.

☐ Applicant claims small entity status. See 37

1098

TOTAL AMOUNT OF PAYMENT

Application Number	09/982,459	
Filing Date	October 17, 2001	
First Named Inventor	Ralf M. Schmitt	
Examiner Name	Annette M. Thompson	
Art Unit	2825	
Attorney Docket No.	SUN-P5405	


Complete If Known

METHOD OF PAYMENT (check all that apply)						FEE CALCULATION (continued)						
⊠ Check	☑ Check ☐ Credit card ☐ Money ☐ Other ☐ None						3. ADDITIONAL FEES				_	
☐ Depo	sit Accou	nt·	C	Order			<u>Large</u>	Entity	Small E	ntity		
Depo:		, it.				\neg	Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
Accol		50-1698					1051	130	2051	65	Surcharge - late filing fee or oath	
Numb	ber						1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet.	
Depos							1053	130	1053	130	Non-English specification	
Accou		Thelen Re	eid & Pri	iest, LLP			1812	2,520	1812	2,520	For filing a request for reexamination	
Name The Direc	•	thorized t	o: (che	eck all that a	pp(y)		1804	920*	1804	920*	Requesting publication of SIR prior to Examiner action	
☐ Charg ☑ Charg	ge fee(s) in ge any add	ndicated be ditional fee	elow ((s) dur	Credit any ing the pend	overpayments ency of this app		1805	1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	·
				xcept for th	e filing fee		1251	110	2251	55	Extension for reply within first month	110
to the abo	ove-identi	fied depos FE		unt.			1252	420	2252	210	Extension for reply within second month	
1. B	ASIC FI	LING FE	Ē				1253	950	2253	475	Extension for reply within third month	
Large Ent	tity S	Small Entity	Ľ	Di41a	_		1254	1,480	2254	740	Extension for reply within fourth month	
		ee Fe ode (\$)		ee Descriptio		Paid	1255	2,010	2255	1,005	Extension for reply within fifth month	
		001 385		tility filing fee			1401	330	2401	165	Notice of Appeal	
	1	002 170		esign filing fe	, –		1402	330	2402	165	Filing a brief in support of an appeal	
		003 265		ant filing fee			1403	290	2403	145	Request for oral hearing	
1004	770 20	004 385	5 R	eissue filing fo			1451	1,510	1451	1,510	Petition to institute a public use proceeding	
1005	160 20	005 80	P	rovisional fillir	g ree		1452	110	2452	55	Petition to revive – unavoidable	
	ı	SUBT	OTAL ((1)	(\$)	0	1453	1,330	2453	665	Petition to revive – unintentional	
•••							1501	1,330	2501	665	Utility issue fee (or reissue)	
2. EXT	RA CLA	IM FEES	FOR	UTILITY A	ND REISSUE		1502	480	2502	240	Design issue fee	
			_		Fee from	Fee Paid	1503	640	2503	320	Plant issue fee	
Total Claims	s 42	-36 **		Claims x	below 18 =	108	1460	130	1460	130	Petitions to the Commissioner	
Independent		≓"	늗				1807	50	1807	50	Processing fee under 37 CFR 1.17 (q)	
Claims	3	-3 **	= [x	86 =	0	1806	180	1806	180	Submission of Information Disclosure Stmt	
Multiple Dependent Large Ent	tity	ı Small E	intity	X	=	0	8021	40	8021	40	Recording each patent assignment per property (times number of properties)	
Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Descr	<u>Iption</u>		1809	770	2809	385	Filing a submission after final rejection (37 CFR § 1.129(a))	
1202	18	2202	9	Claims in 6	excess of 20		1810	770	2810	385	For each additional invention to be	
1201	86	2201	43		nt claims in exce	ss of 3					examined (37 CFR § 1.129(b))	
1203	290	2203	145	Multiple de	pendent claim, if	not paid	1801	770	2801	385	Request for Continued Examination (RCE)	770
1204	86	2204	43	original pa			1802	900 .	1802	900	Request for expedited examination of a design application	
1205	18	2205	9	** Reissue over origin	claims in excess al patent	of 20 and	Q4	- /'r	3.4044			
			 .				Other fe	e (specify	y) <u>1814</u>		Terminal Disclaimer	110
			ŞUE	STOTAL (2)	(\$) 108		٠. ا			. F C		
**or nun	nber previo	usly paid, if	greater;	: For Reissues,	see above		Reduc	ed by Ba	SIC FILIN	g ree Pa	aid SUBTOTAL (3) (\$) 99	<u> </u>

SUBMITTED BY Complete (if applicable) Registration No. (408) 292-5800 Name (Print/Type) Masako Ando (Attorney/Agent) LR37CFR10.9b Telephone Date marso and Signature

WARNING: Information on this form may become public. Credit card information should not be Included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, Including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



811173-71

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231


APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO.

09/982,452 10/17/2001 Manjunath D. Haritsa SUN-P5403 7441

7590

02/27/2003

David B. Ritchie
Thelen Reid & Priest LLP
P.O. Box 640640
San Jose, CA 95164-0640



EXAMINER
TAT, BINH C


ART UNIT

PAPER NUMBER

2825

DATE MAILED: 02/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.





	OIPE		<i>V</i> .
t, .	OIPE	Application No.	Applicant(s)
/	MAY L7 2004 Fixe Action Summary	09/982,452	HARITSA ET AL.
W	ENAME ACTION Summary	Examiner	Art Unit
j f	TRADEMARK.	Binh C. Tat	2825
	Period for Reply	ears on the cover sheet with the	correspondence address
	A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be to within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDON	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).
	1) Responsive to communication(s) filed on 17 (October 2001	
	2a) ☐ This action is FINAL. 2b) ☑ Th	is action is non-final.	
	3) Since this application is in condition for allows closed in accordance with the practice under Disposition of Claims	•	
	4) Claim(s) 1-77 is/are pending in the application	1.	
· .	4a) Of the above claim(s) is/are withdraw	wn from consideration.	•
	5) Claim(s) is/are allowed.		
	6)⊠ Claim(s) <u>1-77</u> is/are rejected.		
	7) Claim(s) is/are objected to.	•	
	8) Claim(s) are subject to restriction and/o	r election requirement.	
	Application Papers		•
	9) The specification is objected to by the Examine	r	•
	10)⊠ The drawing(s) filed on 17 October 2001 is/are:	a)⊠ accepted or b)☐ objected to	by the Examiner.
	Applicant may not request that any objection to the		
	11) The proposed drawing correction filed on	_ is: a)☐ approved b)☐ disapp	roved by the Examiner.
	If approved, corrected drawings are required in re	· -	
	12) ☐ The oath or declaration is objected to by the Ex	aminer.	,
	Priority under 35 U.S.C. §§ 119 and 120		
	13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119	(a)-(d) or (f).
	a) ☐ All b) ☐ Some * c) ☐ None of:		
	1. Certified copies of the priority document	s have been received.	
	2. Certified copies of the priority document	s have been received in Applica	ition No
	3. Copies of the certified copies of the prio application from the International But See the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).	
	14) Acknowledgment is made of a claim for domest	ic priority under 35 U.S.C. § 119	(e) (to a provisional application).
	a) ☐ The translation of the foreign language pro	• •	
	Attachment(s)		·
	1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2	5) Notice of Informa	ary (PTO-413) Paper No(s) Il Patent Application (PTO-152)

E Art Unit: 2825

MAY 1 7 2004

DETAILED ACTION

This office action is response to application 09/982452 filed on 10/17/01.

Claims 1-77 remain pending in the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or onsale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-77 are rejected under 35 U.S.C. 102(b) as being anticipated by Naganuma et al. (U.S Patent 5917729).
- 3. As to claim 1 (method), 16 (apparatus), 31 (apparatus), and 43 (computer readable medium), Naganuma et al. teaches a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution, the method comprising: partitioning the complete clock net into a global clock net and a plurality of local clock nets (see fig 5 col 7 lines 54-57 and fig 15 col 10 lines 20-23); simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net (see fig1 element ST10 and fig29 element ST21 and ST13 col 10 lines 55-68); simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 23-53); and combining the plurality of simulations to form the complete clock net (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).

Art Unit: 2825

- 4. As to claims 2, 17, 32 and 44, Naganuma et al. teaches wherein partitioning comprises breaking the complete clock net into a plurality of parts approximating rectangular grid coordinates (see fig 2).
- 5. As to claims 3, 18, 33, and 45 Naganuma et al. teaches further comprising breaking at least one of the plurality of local clock nets down into at least one sub-local clock net (see fig 15 and fig 16).
- 6. As to claim 4, 19, 34 and 46, Naganuma et al. teaches further comprising simulating the at least one sub-local clock net prior to simulating the corresponding local clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 55-68).
- 7. As to claims 5, 20, 35, and 47, Naganuma et al. teaches wherein at least two of the plurality of local clock nets are simulated in parallel (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 55-68).
- 8. As to claims 6, 21, 36, and 48, Naganuma et al. teaches wherein simulating each of the plurality of local clock nets comprises: extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database (see fig 1 element ST10 and fig 29 element ST20 and ST13 col 12 lines 35-41); extracting component values of the elements of the local clock net from the microprocessor network database (see fig 1 element ST10 and fig29 element ST20 and ST13 col 12 lines 35-41); simulating the local clock net based on the layout and the component values (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41); and extracting a load of the local clock net on the global clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41).

Art Unit: 2825

9. As to claims 7, 22, 37, and 49, Naganuma et al. teaches wherein simulating the local clock net comprises assuming that the clock arrival times from the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41).

- 10. As to claims 8, 23, 38, and 50, Naganuma et al. teaches wherein simulating the global clock net comprises: extracting the layout of the global clock net from a microprocessor network database (see fig 1 element ST10 and fig 29 element ST20 and ST13 col 12 lines 35-41 and col 10 lines 23-53); extracting component values of the elements of the global clock net from the microprocessor network database (see fig 1 element ST10 and fig 29 element ST20 and ST13 col 12 lines 35-41 and col 10 lines 23-53); inserting the simulated loads of the plurality of local clock nets (see fig 1 element ST10 and fig 29 element ST20 and ST13 col 12 lines 35-41); and simulating the global clock net based on the layout, the component values, and the simulated local clock net loads (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41).
- 11. As to claims 9, 24, 39, and 51, Naganuma et al. teaches further comprising storing the plurality of simulation results in a Clock Data Model (see col 12 lines 50-55).
- 12. As to claims 10, 25, 40, and 52, Naganuma et al. teaches further comprising evaluating the complete clock net to determine whether the results converge (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41).
- 13. As to claims 11, 26, 41, and 53, Naganuma et al. teaches wherein, if the results do not converge, the method further comprises: assuming that clock arrival times are those calculated for the simulated global clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col

Art Unit: 2825

12 lines 35-41); re-simulating at least one of the plurality of local clock nets to generate a load for the at least one local clock net on the global clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41); re-simulating the global clock net based in part on the simulated or re-simulated load of each of the plurality of local clock nets (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41); and combining the simulations and re-simulations to form the complete clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 12 lines 35-41).

- As to claims 12, 27, and 54, Naganuma et al. teaches wherein re-simulating at least one of the plurality of local clock nets comprises: re-simulating the at least one local clock net based on the layout, the component values, and the calculated clock arrival times (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 35-41); and extracting a load of the at least one local clock net on the global clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 35-41).
- As to claims 13, 28, and 55, Naganuma et al. teaches further comprising re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 55-68).
- 16. As to claims 14, 29, and 56, Naganuma et al. teaches wherein re-simulating the global clock net comprises: inserting the simulated or re-simulated loads of the plurality of local clock nets (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41); and re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).

Art Unit: 2825

- 17. As to claims 15, 30, 42, and 57, Naganuma et al. teaches further comprising storing the plurality of simulation and re-simulation results in a Clock Data Model (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).
- 18. As to claims 58 (method), 63 (apparatus), 68 (apparatus), and 733 (computer readable medium), Naganuma et al. teaches a method of determining and analyzing clock insertion delays for a microprocessor design having grid-based clock distribution, the method comprising: partitioning the complete clock net into a global clock net and a plurality of local clock nets (see fig 5 col 7 lines 54-57 and fig 15 col 10 lines 20-23); simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net (see fig1 element ST10 and fig29 element ST21 and ST13 col 10 lines 55-68); simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets (see fig 1 element ST10 and fig29 element ST21 and ST13 col 10 lines 23-53); combining the plurality of simulations to form the complete clock net (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41); and analyzing the complete clock net to predict the clock skew for a given data transfer path (see col 7 lines 65 -67 and col 8 lines1-6 and col 11 lines 1-12).
- As to claims 59, 64, 69, and 74, Naganuma et al. teaches wherein analyzing comprises: adjusting an insertion delay of the involved elements of the given data transfer path (see col 10 lines 10-14 and col 10 lines 33-42); and re simulating at least one local clock net involved in the given data transfer path (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).

Art Unit: 2825

- 20. As to claims 60, 65, 70, and 75, Naganuma et al. teaches further comprising, when the at least one re-simulated local clock net is connected to at least one sub-local clock net, evaluating the clock arrival times to determine whether the sub-local clock net should be re-simulated (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).
- 21. As to claims 61, 66, 71, and 76, Naganuma et al. teaches further comprising evaluating the at least one re-simulated clock net load to determine whether at least one higher clock net connected to the at least one re-simulated local clock net should be re-simulated (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).
- 22. As to claims 62, 67, 72, and 77, Naganuma et al. teaches further comprising storing the plurality of simulation and re-simulation results in a Clock Data Model (see fig 1 element ST10 and fig29 element ST21 and ST11-14 col 12 lines 36-41).

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art Unit 2825 February 22, 2003


ESSH SA. SAFETERS

6	PE	wyogice of Reference	SIP	4,50151	09/982,452	Control No.	Reexaminat HARITSA E				
NN	Ω	myorce of Reference	s Cited	~~~ <u>~</u>	Examiner		Art Unit				
] W	.0 -	· 5	MAI 1	ZUU4 33)	Binh C. Tat		2825	Page 1 of 1			
VEW.	& TRI	OFMA	Wy (0.05)	- (3)	ATENT DOCUM	MENTS					
*	A TRI	5000	Pate And			Name		Classification			
		Country Code-Number-Kind Code	MM-YYYY	Nasasi		- Traine					
	Α	US-5,917,729	06-1999		ıma et al.			716/10			
	В	US-6,442,740	08-2002	 	oto et al.			716/6			
	С	US-6,260,182 /	07-2001	Mohan		-		716/12			
	D	US-6,205,572	03-2001	Dupeni	oup, Guy			716/5			
	E	US-5,864,487	01-1999	Merrym	an et al.			716/6			
	F	US-									
	G	US-			,						
	н	US-					. ,				
	ı	US-									
	J	US-			·		,ø				
-	K	US-									
	L	US-				· ·					
	М	US-		_	·			<u> </u>			
	FOREIGN PATENT DOCUMENTS										
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	C	Country	Nar	ne	Classification			
*	N		Date	c	Country	Nar	me	Classification			
*	N O		Date	C	country	Nar	me	Classification			
*			Date	C	Country	Nar	ne	Classification			
*	0		Date	C	Country	Nar	ne	Classification			
*	O P		Date	C	Country	Nar	me	Classification			
*	O P Q		Date	C	Country	Nar	ne	Classification			
*	O P Q R		Date	C	Country	Nar	ne	Classification			
*	O P Q R S		Date		ATENT DOCUM		ne	Classification			
*	O P Q R S	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU						
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS					
	O P Q R S	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-P	ATENT DOCU	MENTS		Average			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

EP 1 2 20 (Rev. 2-3	0 144	9	M 暑	AY 1 7 2004	I Am. 5	ada a N	Page 1 of		CONTRACTO
(Rev. 2-3	(2)	U.S. Department Patent and Trade	nt of Commerce mark Office	PRADEMARK	SUN-PS		Serial 1 09/982	,432	X
	in	rmation Disclosur	e Statement by	Applicant	Applica	nt: Manju	nath D. Haritsa	, etal.	+
MU 7-20	يناع	(Use several sh			Filed: C	ctober 17,	2001	iroup:	2182
	20/		i necessar	<u>, , , , , , , , , , , , , , , , , , , </u>			·		
THETRAUE	A.	Document No.	Date	U.S. Patent Docume	ents			•	
BT	A	5,239,215	8/24/93	Name		Class	Subclass	Fili	ing D
BT	В	6,150,865	11/21/00	Yamaguchi	•	307	480	11/	20/92
	C	6,311,313		Fluxman et al.		327	292	7/9/	/99
BT		5,511,515	10/30/01	Camporese et al.		716	6	12/	29/98
		3							
			·				C C C	YE	D
					-		SEP 13	2002	
			-			Ţ	Shadlague		400
							Polinology Ce	TIET Z	100
								_	·
			*					-	
				1.5				 	 -
						·	TO CO	L -	
	- -		-		<u> </u>		1 1111		477
							la no	, ,	
			 					 	176
								14 (4	
									
			I	Foreign Documents					
t.	I	Document No.	Date	Country	10	lass	0.1.1	Tran	
						1455	Subclass	Yes	No
						•			
		Other Decom			<u></u>			·	
		Other Docu	ments (Includii	ng Author, Title, Da	te, Pertinen	t Pages, e	tc.)		· .
							· · · · · · · · · · · · · · · · · · ·		
	-							· · ·	
miner		7 , ,							
•	Also.	Buhlat		. •	Da	te Conside	ered		
ininer: Mi ot in confo	naT if mane	citation considered,	whether or not	citation is in conform by of this form with th	nance with N	APEP 609:	Draw line through	igh cita	tic-
		not considere	u. Include a cop	y of this form with th	ne next com	nunication	to applicant	-bu cità	uOII

if not in conformance and not considered. Include a copy of this form with the next communication to applicant.



Please find below and/or attached an Office communication concerning this application or proceeding.

Hissing 2 publications

Mail log	Date
CPI	Date_ <u>7-74-03</u>
Excel	Date

•		OIPE			M
OIP	E	16151	Application No.	Applicant(s)	. ,•
MOT	1 hat Darion Sum	MAY 1 7 2004	09/982,452	HARITSA ET A	.L.
AMUE) Office Action Sum	That y	Examiner	Art Unit	
E		PRADEMARIE	Binh C. Tat	2825	addrass
Perfort to		s communication app	ears on the cover shee	t with the correspondence	address
	ORTENED STATUTORY F	PERIOD FOR REPLY	IS SET TO EXPIRE	MONTH(S) FROM	
THE N - Exter after - If the - If NO - Failur - Any r	MAILING DATE OF THIS (nsions of time may be available under SIX (6) MONTHS from the mailing dat period for reply specified above is lest period for reply is specified above, the re to reply within the set or extended period patent term adjustment. See 37 CF	COMMUNICATION. the provisions of 37 CFR 1.13 te of this communication. s than thirty (30) days, a reply e maximum statutory period w period for reply will, by statute, three months after the mailing	within the statutory minimum or ill apply and will expire SIX (6) cause the application to become	y a reply be timely filed f thirty (30) days will be considered ti MONTHS from the mailing date of thi te ABANDONED (35 U.S.C. § 133).	s communication.
Status	patent term adjustment. 300 or or				
1)□	Responsive to communic				
2a) <u></u> □	This action is FINAL.	,	is action is non-final.		
3)□	Since this application is in closed in accordance with	n condition for allowa h the practice under <i>l</i>	ince except for formal Ex parte Quayle, 1935	matters, prosecution as to C.D. 11, 453 O.G. 213.	the ments is
Dispositi	on of Claims		•		
4)⊠	Claim(s) 1-77 is/are pend	ing in the application	•		
· . :	4a) Of the above claim(s)	is/are withdrav	vn from consideration.		
5)	Claim(s) is/are allow	wed.		<i>Y</i> -	
6)⊠	Claim(s) 1-77 is/are reject	ed.			
7)	Claim(s) is/are obje	ected to.			
· —	Claim(s) are subject	t to restriction and/or	r election requirement.		
	on Papers				اب
	The specification is objected	•		chicated to by the Evenine	جو.
10)[2]	The drawing(s) filed on 17		•	beyance. See 37 CFR 1.85(*
11) 🗆 -	The proposed drawing corr		_	_	•
11/	If approved, corrected draw				
12)	The oath or declaration is o	•	-		
	ınder 35 U.S.C. §§ 119 an	(a)			*
•	Acknowledgment is made	,	priority under 35 U.S.	.C. § 119(a)-(d) or (f).	
_	☐ All b)☐ Some * c)☐				
,-	<u> </u>		s have been received.	•	
		•		in Application No	
:	application from	the International Bur	reau (PCT Rule 17.2(a		nal Stage
	See the attached detailed C				nal application)
	cknowledgment is made o	-	•		ital application).
) The translation of the Acknowledgment is made o	·			
Attachment	•		_		
2) D Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawir nation Disclosure Statement(s) (F	ng Review (PTO-948)	· · · · · · · · · · · · · · · · · · ·	iew Summary (PTO-413) Paper e of Informal Patent Application (:	
J.S. Patent and Tr	ademark Office	· · · · · · · · · · · · · · · · · · ·			

xt Unit; 2825/

MAY 1 7 2004

DETAILED ACTION

This office arion of response to application 09/982452 filed on 10/17/01.

Claims 1-77 remain pending in the application.

Response to Arguments

Applicant's arguments with respect to claims 1-77 have been considered but are persuasive in view of the new ground's of rejection.

Double Patenting

Claims 1, 16, 24, 31, 39, 43, 51 provisionally rejected under 35 U.S.C. 101 as claiming the same invention as that of claims 1-26 of copending Application No. 09/982459. This is a <u>provisional</u> double patenting rejection since the conflicting claims have not in fact been patented.

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-77 provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-49 of copending Application No. 09/982458. Although the conflicting claims are not identical, they are not patentably distinct

Page 3

Application/Control Number: 09/982,452

Art Unit: 2825

from each other because the removal unnecessary steps in an invention is an obvious development in the art.

Claim Rejections - 35 USC § 103

- 2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Rejection of Claims 1-77

4. Claims 1-77 are rejected under 35 U.S.C. 103(a) as being unpatentable over Camporese et al. ("Camporese"), U.S. Patent 6,205,571 and Graef, U.S. Patent 6,305,001. Camporese discloses a clock tree distribution network for distributing a clock signal across a

Art Unit: 2825

chip involving clock skew analysis. Although Camporese suggests Applicants' limitations, Camporese does not disclose a specific system for implementing the method. Graef also discloses a clock tree distribution planning method and additionally discloses a system for implementing the method that is a typical system used in IC designs. Graef further states that the system disclosed represents "one of many suitable computer platforms for implementing the method." (col. 15, II. 47-50). Both Camporese and Graef disclose a method involving a clock distribution network. However, Graef details the system that would be necessary to implement methods involving clock distribution networks in general. It therefore would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to use the system of Graef, or some similar system configuration, to implement the Camporese method.

5. Pursuant to claims 1, 16, 31, and 43 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;.

Art Unit: 2825

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50;

- 6. Pursuant to claims 2, 17, 32, and 44 wherein partitioning comprises breaking the complete clock net into equal sized parts according to rectangular grid coordinates: Figure 2 illustrates this limitation.
- 7. Pursuant to claim 3, 18, 33 and 45 wherein the method further comprises breaking at least one of the plurality of local clock nets down into at least one sub-local clock net: col. 4, II. 28-31 suggests the existence of sub-local clock nets depending on the embodiment.
- 8. Pursuant to claim 4, 19, 34, and 46 wherein the method further comprises simulating the at least one sub-local clock net prior to simulating the corresponding local clock net: Fig. 7, step 735; col. 9, II. 60-64.
- 9. Pursuant to claims 5, 20, 35, and 47 wherein at least two of the plurality of local clock nets are simulated in parallel: Creation of isolated net lists which represent local clock nets and are treated in parallel for tuning or simulation purposes, col. 9, II. 8-27; see also col. 9, II. 61-67 which discloses parallel tuning or simulation.
- 10. Pursuant to claims 6, 21, 36, 48 wherein simulating the clock nets comprises extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database: the creation of the electrical netlist suggests this limitation, col. 6, II. 10-65;

extracting component values of the elements of the local clock net from the microprocessor network database: col. 6, II. 48-65;

Art Unit: 2825

simulating the local clock net based on the layout and the component values: col. 6, II. 48-65; extracting a load of the local clock net on the global clock net: col. 6, II. 48-65.

- 11. Pursuant to claims 7, 22, 37, and 49 wherein simulating the local clock net comprises assuming that the clock arrival times form the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net: col. 9, II. 35-43.
- Pursuant to claims 8, 23 38, and 50wherein simulating the global clock net comprises extracting the layout of the global clock net from a microprocessor network database: the creation of the electrical netlist, col. 6, II. 10-65, details the layout connections; extracting component values of the elements of the global clock from the microprocessor network database: col. 6, II. 48-65;

inserting the simulated loads of the plurality of local clock nets: col. 6, II. 48-54; see also col. 7, II. 13-15;

simulating the global clock net based on the layout, the component values, and the simulated local clock net loads: col. 6, II. 48-65.

- 13. Pursuant to claims 9, 24, 39 and 51 which further comprises storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations.
- 14. Pursuant to claims 10, 25, 40 and 52 which further comprises evaluating the complete clock net to determine whether the results converge: col. 9, II. 35-60, wherein the true point load response matrix is checked against the smoothed point load response matrix which has calculations of clock signal arrival times.

Art Unit: 2825

Pursuant to claims 11, 26, 41, and 53 wherein if the results do not converge, replacing the clock arrival times with those calculated for the simulated global clock net: col. 9, lines 4756; re-simulating one of the plurality of local clock nets to generate a load for the local and global clock net: col. 12, II. 12-23;

re-simulating the global clock net based on the simulated or re-simulated load of each of the plurality of local clock nets: col. 12, II. 12-13 wherein the twig wiring represents the local clock nets.

combining the simulations and re-simulations to form the complete net: col. 11, II. 33-50.

16. Pursuant to claims 12, 27 and 54 wherein re-simulating the local clock net comprises resimulating the local clock net based on the layout, the component values, and the calculated clock arrival times: col. 6, II. 48-65;

extracting a load of the at least one local clock net on the global clock net: col. 6, II. 48-65.

- 17. Pursuant to claims 13, 28, and 55 wherein the method comprises re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net:
- 18. Pursuant to claims 14, 29 and 56 wherein re-simulating the global clock net comprises inserting the simulated or re-simulated loads of the plurality of local clock nets (col. 6, II. 48-54; see also col. 7, II. 13-15); and

re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads: col. 6, II. 48-65.

19. Pursuant to claim 15, 30, 42 and 57, wherein the method further comprises storing the plurality of re-simulations in the Clock Data Model: col. 11, II. 19-22.

Art Unit: 2825

20. Pursuant to Claim 58, 63, 68 and 73 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50; analyzing the complete clock net to predict the clock skew for a given data transfer path: black ground and fig 2-5 col 4-6.

Pursuant to claim 59, 64, 69, and 74 wherein analyzing comprises: adjusting an insertion delay of the involved elements of the given data transfer path: black ground and fig 2-5 col 4-6; and re simulating at least one local clock net involved in the given data transfer; black ground and fig 2-5 col 4-6.

Art Unit: 2825

22. Pursuant to claim 60-62, 65-67, and 75-77 further comprising, when the at least one resimulated local clock net is connected to at least one sub-local clock net, evaluating the clock arrival times to determine whether the sub-local clock net should be re-simulated: black ground and fig 2-5 col 4-6.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art Unit 2825 June 30, 2003

> MATTHEW SMITH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

6	SIP	E VENT COLO	E	Applica 09/982	ation/Control No.	Applicant(s)/F Reexaminatio HARITSA ET	n
A	MC	Notice of Reference	0.1	Examir Binh C		Art Unit 2825	Page 1 of 1
Ž		To I	Ţ,	U.S. PATENT DO	DCUMENTS		
X	& TR	DE ME Document Number 7 ADE Country Code-Number-Kind Code DE	MAR Date MM-YYYY		Name		Classification
	A	US-6,205,571	03-2001	Camporese et a	ıl.		716/2
	В	US-6,305,001	10-2001	Graef, Stefan			716/12
	С	US-6,311,313	10-2001	Camporese et a	1.		716/6
	D	US-6,053,950	04-2000	Shinagawa, Nac	oko		716/2
	E	US-6,150,865	11-2000	Fluxman et al.			327/292
	F	US-6,204,713	03-2001	Adams et al.			327/295
	G	US-2003/0074175	04-2003	Haritsa et al.			703/19
	Н	US-2003/0074643	04-2003	Schmitt et al.			716/6
	1	US-					
	J	US-	. 1				
	К	US-					
	Ļ	US-			*		
	М	US-					
				FOREIGN PATENT	DOCUMENTS	-72-2	
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Nan	me	Classification
	N		×		,		
Ų,	0	T V					
	Р					-	
	Q			,			
	R						
	S			*			
	Т				-		·
			·	NON-PATENT DO		 -	
*		Includ	e as applicable	: Author, Title Date,	Publisher, Edition or Volun	ne, Pertinent Pages)	
	U						
	V					·	
	w						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

· · · · · · · · · · · · · · · · · · ·	and the second s	
UNDED SATES PATENT AND PLADEMARK OFFICE MAY 1 7 2004.	UNITED STATES DEPART United States Patent and T Address: COMMISSIONER FO P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office
APPLICATION NO. FILE FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/982,452 10/17/2001 RADE Manjunath D. Haritsa	SUN-P5403	7441
7590 12/17/2003	EXAMI	NER
David B. Ritchie Thelen Reid & Priest LLP	TAT, BI	NHC
P.O. Box 640640	ART UNIT	PAPER NUMBER
San Jose, CA 95164-0640 [] [] [] [] [] [] [] [] [] [2825	
	DATE MAILED: 12/17/2003	I
n (Ucu 2 2 2003)	Final OA	2-17-04
	APP	3-17-04
THELEN REID & PRIEST LLP	. *	*
	LiD	6-17-04

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	· · · · · · · · · · · · · · · · · · ·	CIPE		-		YA
.•			10 TO 1	Application No		Applicant(s)	
,	011	Series De la	MAY 1 7 2004	09/982,452		HARITSA ET AL.	
	a bear T	Office Action Summer		Examiner		Art Unit	
1	ANUE		TRADEMARK.	Binh C. Tat		2825	
J	Perford for	THE MAILING DATE of this co	mmunication app	ears on the cove	r sheet with the c	orrespondence addr	'ess
	THE N - Exten after 3 - If the - If NO - Failur - Any re	ORTENED STATUTORY PER MAILING DATE OF THIS CON asions of time may be available under the property of time may be available under the property of the mailing date of the period for reply specified above is less than period for reply is specified above, the may re to reply within the set or extended period eply received by the Office later than three to patent term adjustment. See 37 CFR 1.7	MMUNICATION. rovisions of 37 CFR 1.13 his communication. In thirty (30) days, a reply kimum statutory period with for reply will, by statute, months after the mailing	36(a). In no event, how within the statutory mi will apply and will expire cause the application	rever, may a reply be tim nimum of thirty (30) days SIX (6) MONTHS from to become ABANDONEI	nety filed s will be considered timely. the mailing date of this come O (35 U.S.C. § 133).	munication.
	1)🖂	Responsive to communication	n(s) filed on <u>29 Se</u>	eptember 2003.			
	2a)⊠	This action is FINAL.	2b)☐ This	action is non-fina	al.		
		Since this application is in conclosed in accordance with the					nents is
	Dispositi	on of Claims	·		•		•
	4)⊠	Claim(s) 1-77 is/are pending in	n the application.			•	
		4a) Of the above claim(s)			ration.	•	
	5) 🗌	Claim(s) is/are allowed	•				
	6)⊠	Claim(s) 1-77 is/are rejected.					. •
	7)	Claim(s) is/are objected	d to.				
	8) 🗌	Claim(s) are subject to	restriction and/or	r election require	ement.		•
	Application	on Papers					·
Ì	9) 🗌 🗆	The specification is objected to	by the Examine	r.			
	10)⊠ 7	The drawing(s) filed on <u>17 Oct</u>	<i>ober 2001</i> is/are:	a)⊠ accepted	or b) objected	to by the Examiner	•
١		Applicant may not request that ar	ny objection to the	drawing(s) be held	l in abeyance. See	37 CFR 1.85(a).	
		Replacement drawing sheet(s) in		·	-, ,		• •
İ	11) 🔲 🛚	The oath or declaration is obje	cted to by the Ex	aminer. Note the	e attached Office	Action or form PTO	-152.
l	Priority u	nder 35 U.S.C. §§ 119 and 12	20				
	a)[Acknowledgment is made of a All b) Some * c) Non Non 1. Certified copies of the p 2. Certified copies of the p	ne of: priority documents	s have been rec	eived.		
		3. Copies of the certified copies of the partified copies of the certified copies of the partified copies of the certified copies of the partified cop	opies of the prior ernational Bureau	ity documents h ı (PCT Rule 17.2	ave been receive 2(a)).	d in this National St	tage
	13)∏ A∈ sir 37	cknowledgment is made of a conce a specific reference was in CFR 1.78.	claim for domestic ncluded in the firs	c priority under 3 It sentence of the	35 U.S.C. § 119(e e specification or	e) (to a provisional a in an Application D	• • •
		The translation of the fore		· ·			anneifie
		cknowledgment is made of a conference was included in the fire					_
	Attachment(s)					
	2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Re		4) 5) 	Notice of Informal Pa	(PTO-413) Paper No(s). atent Application (PTO-1	
	intorm ا	ation Disclosure Statement(s) (PTO-1	1449) Paper No(s)	6) [Other: .		

May Inite 2825

MAY 1 7 2004

DETAILED ACTION

This is a respectative response filed on 09/29/03. The applicant argument regarding Haritsa, Manjunath are not persuasive; therefore, all the rejections based on Haritsa, Manjunath are retained and repeated for the following reasons.

Terminal Disclaimer

The terminal disclaimer filed on 09/29/03 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of any patent granted on Application Number 09/982459 has been reviewed and is accepted. The terminal disclaimer has been recorded.

Claim Rejections - 35 USC § 103

- 2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have

Application/Control Number: 09/982,452 Page 3

Art Unit: 2825

been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Rejection of Claims 1-77

- Claims 1-77 are rejected under 35 U.S.C. 103(a) as being unpatentable over
 Camporese et al. ("Camporese"), U.S. Patent 6,205,571 and Graef, U.S. Patent 6,305,001.

 Camporese discloses a clock tree distribution network for distributing a clock signal across a chip involving clock skew analysis. Although Camporese suggests Applicants' limitations,
 Camporese does not disclose a specific system for implementing the method. Graef also discloses a clock tree distribution planning method and additionally discloses a system for implementing the method that is a typical system used in IC designs. Graef further states that the system disclosed represents "one of many suitable computer platforms for implementing the method." (col. 15, II. 47-50). Both Camporese and Graef disclose a method involving a clock distribution network. However, Graef details the system that would be necessary to implement methods involving clock distribution networks in general. It therefore would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to use the system of Graef, or some similar system configuration, to implement the Camporese method.
- 5. Pursuant to claims 1, 16, 31, and 43 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

Art Unit: 2825

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50;

- 6. Pursuant to claims 2, 17, 32, and 44 wherein partitioning comprises breaking the complete clock net into equal sized parts according to rectangular grid coordinates: Figure 2 illustrates this limitation.
- 7. Pursuant to claim 3, 18, 33 and 45 wherein the method further comprises breaking at least one of the plurality of local clock nets down into at least one sub-local clock net: col. 4, II. 28-31 suggests the existence of sub-local clock nets depending on the embodiment.
- 8. Pursuant to claim 4, 19, 34, and 46 wherein the method further comprises simulating the at least one sub-local clock net prior to simulating the corresponding local clock net: Fig. 7, step 735; col. 9, II. 60-64.
- 9. Pursuant to claims 5, 20, 35, and 47 wherein at least two of the plurality of local clock nets are simulated in parallel: Creation of isolated net lists which represent local clock nets and

Art Unit: 2825

are treated in parallel for tuning or simulation purposes, col. 9, II. 8-27; see also col. 9, II. 61-67 which discloses parallel tuning or simulation.

10. Pursuant to claims 6, 21, 36, 48 wherein simulating the clock nets comprises extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database: the creation of the electrical netlist suggests this limitation, col. 6, II. 10-65;

extracting component values of the elements of the local clock net from the microprocessor network database: col. 6, II. 48-65;

simulating the local clock net based on the layout and the component values: col. 6, II. 48-65; extracting a load of the local clock net on the global clock net: col. 6, II. 48-65.

- 11. Pursuant to claims 7, 22, 37, and 49 wherein simulating the local clock net comprises assuming that the clock arrival times form the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net: col. 9, II. 35-43.
- 12. Pursuant to claims 8, 23 38, and 50wherein simulating the global clock net comprises extracting the layout of the global clock net from a microprocessor network database: the creation of the electrical netlist, col. 6, II. 10-65, details the layout connections; extracting component values of the elements of the global clock from the microprocessor network database: col. 6, II. 48-65;

inserting the simulated loads of the plurality of local clock nets: col. 6, II. 48-54; see also col. 7, II. 13-15;

simulating the global clock net based on the layout, the component values, and the simulated local clock net loads: col. 6, II. 48-65.

Art Unit: 2825

- 13. Pursuant to claims 9, 24, 39 and 51 which further comprises storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations.
- 14. Pursuant to claims 10, 25, 40 and 52 which further comprises evaluating the complete clock net to determine whether the results converge: col. 9, II. 35-60, wherein the true point load response matrix is checked against the smoothed point load response matrix which has calculations of clock signal arrival times.
- 15. Pursuant to claims 11, 26, 41, and 53 wherein if the results do not converge, replacing the clock arrival times with those calculated for the simulated global clock net: col. 9, lines 4756; re-simulating one of the plurality of local clock nets to generate a load for the local and global clock net: col. 12, II. 12-23;

re-simulating the global clock net based on the simulated or re-simulated load of each of the plurality of local clock nets: col. 12, II. 12-13 wherein the twig wiring represents the local clock nets.

combining the simulations and re-simulations to form the complete net: col. 11, II. 33-50.

16. Pursuant to claims 12, 27 and 54 wherein re-simulating the local clock net comprises resimulating the local clock net based on the layout, the component values, and the calculated clock arrival times: col. 6, II. 48-65;

extracting a load of the at least one local clock net on the global clock net: col. 6, II. 48-65.

17. Pursuant to claims 13, 28, and 55 wherein the method comprises re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net:

Art Unit: 2825

18. Pursuant to claims 14, 29 and 56 wherein re-simulating the global clock net comprises inserting the simulated or re-simulated loads of the plurality of local clock nets (col. 6, II. 48-54; see also col. 7, II. 13-15); and

re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads: col. 6, II. 48-65.

- 19. Pursuant to claim 15, 30, 42 and 57, wherein the method further comprises storing the plurality of re-simulations in the Clock Data Model: col. 11, II. 19-22.
- 20. Pursuant to Claim 58, 63, 68 and 73 which recites a Clock Data Model (Fig. 2 illustrates this limitation; also, col. 3, II. 48-50 discloses a clock-related electrical simulation model) for use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning the complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the Nsector electrical lists comprise the loading for the plurality of local clock nets;.

simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50;

Art Unit: 2825

analyzing the complete clock net to predict the clock skew for a given data transfer path: black ground and fig 2-5 col 4-6.

- Pursuant to claim 59, 64, 69, and 74 wherein analyzing comprises: adjusting an insertion delay of the involved elements of the given data transfer path: black ground and fig 2-5 col 4-6; and re simulating at least one local clock net involved in the given data transfer; black ground and fig 2-5 col 4-6.
- 22. Pursuant to claim 60-62, 65-67, and 75-77 further comprising, when the at least one resimulated local clock net is connected to at least one sub-local clock net, evaluating the clock arrival times to determine whether the sub-local clock net should be re-simulated: black ground and fig 2-5 col 4-6.

Remarks

Applicant's response and remarks filed on 09/29/03 have been carefully review.

Applicant's arguments have been fully considered but they are not persuasive. Key argument and their response related to the claims are listed as below:

- The prior art (Camporese et al. US 6205571) does teach "a grid-based clock distribution" (see fig1-6 col 4 lines 40-59).
- 24. The prior art (Camporese et al. US 6205571) does teach "a layout of the local clock net and the conductors routed above and through the local clock net" (see fig 2 and fig 7 col 6 lines 10-43 fig 2 show how to layout the local clock net).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Page 9

Application/Control Number: 09/982,452

Art Unit: 2825

- A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 26. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Binh C. Tat whose telephone number is (703) 305-4855. The examiner can normally be reached on 7:30 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (703) 308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

BINH TAT Art Unit 2825 December 15, 2003

> VUTHE SIER PRIMARY EXAMINER

The She